

## A Novel Efficient VLSI Architecture Modified 16-B SQRT Carry Select Adder

Sharad Mehra, Jitendra Jain, Manish Saxena

*M.Tech Scholar, B.I.S.T, Bhopal.*  
*M.Tech. Professor, B.I.S.T, Bhopal.*  
*M.Tech. Professor, B.I.S.T, Bhopal.*

**Abstract:-** Duet advancement of new technology in the field of VLSI and Embedded system, there is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its multiplier as well as adder performance. Due to which high speed adder architecture become important. Sever a ladder architecture designs have been developed to increase the efficiency of the adder. In this paper, we introduce an architecture that performs high speed modified carry select adder using booth encoder (BEC) Technique. Booth encoder, Mathematics is an ancient Indian system of Mathematics. Here we are introduced two carry select based design. These designs are implementation Xilinx Vertex device family.

**Keywords:-** Carry Select Adder (CSA),16-BSQRT CSA, Booth Encoder(BEC).

---

### I. INTRODUCTION

Adders are commonly found in the critical path of many building blocks of micro processors, microcontroller, digital image processing and digital signal processing chips. Adders are essential not only for addition, but also for subtraction, multiplication, and division. Addition is one of the fundamental arithmetic operations. A fast and accurate operation of a digital system is greatly influenced by the performance of the resident adders. The most important for measuring the quality of adder designs in the past were propagation delay, and area. In array processing and in multiplication and division, multi-operand addition is often encountered. More powerful adders are required which can add many numbers instead of two together. The design of a high-speed multi-operand adder called Carry Save Adder (CSA).A ripple carry adder turns into a carry-save-adder if the carry is saved (stored) rather than propagate

The name "carries save " arises from the fact that we save the carry-out word instead of using it immediately to calculate a final sum. The principal idea is that the carry has a higher power of 2 and thus is routed to the next column. Carry save adder is ideal to add several operands together. Thus, it can prevent time-consuming carry propagation and speed up computation. Effortthepastshowsthat16-bit CSA is the fastest adder with in other adders [WA Novel VLSI Architecture for FFT utilizing Proposed 4:2 & 7:2 Compressorang,Y. Pai,C.Song,X,1998]

### II. BOOTHENCODER (BEC)

Booth encoding is a techniques to reduce the number of partial products inn-bit encoder. Booth encoder change the binary to excess-1converter is used to reduce the area and power consumption in CSA.

Figure 1 showsthebasicstructureof3-b BEC.TheBooleanexpsessionofthe3-bBECisas

$$X0 = \sim B0 \quad (1)$$

$$X1 = B0 \wedge B1 \quad (2)$$

$$X2 = B2 \wedge (B0 \& B1 \& B2) \quad (3)$$

**Table1: Function Table of 3-bit Booth Encoder**

| Binary[2:0] | Excess-1[2:0] |
|-------------|---------------|
| 000         | 001           |
| 001         | 010           |
| 010         | 011           |
|             |               |
|             |               |
| 111         | 000           |

The main idea of booth encoder instead of the RCA with RCA (ripple carry adder) and  $C_{in}=1$  in order to reduce the area and power consumption of the 16-BSQRTCSA.




Figure 1:3-bit Booth Encoder

### III. BASIC STRUCTURE OF 16-B SQRT CSA USING RCA AND BEC

Figure 2 shows schematic of the 16-B SQRT CSA using BEC (Binary to excess-1 converter) instead of the RCA with  $c_{in} = 1$ . The structure consists of five groups with different bit size RCA and BEC. Fig shows the group 2 of the CSA in details and calculation of area and power delay. The group 2 has one 2-B RCA which has 1 full adder (FA) and 1 half adder (HA) for  $C_{in} = 0$  and a 3-B BEC is used instead of another 2-b RCA with  $C_{in} = 1$ . In similar manner the area and power delay can be calculated for each group.




Figure 2: 16-B SQRT CSA. The parallel RCA with  $C_{in}=1$  is replaced with BEC.




Figure 3: Basic structure of 6:3 MUX

**IV. PROPOSED STRUCTURE OF 16-B SQRT CSA USING BEC**

The structure of the proposed 16-B modified CSA using BEC for RCA with  $C_i$  is shown in Figure 4. In the proposed architecture we have replaced RCA with a BEC for  $C_i$ . The main advantage of this BEC logic comes from the lesser number of logic gates than the Full Adder (FA) structure.

The CSA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and selecting a carry to generate the sum. However, the CSA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input  $C_i = 0$  and  $C_i = 1$ , then the final sum and carry are selected by the multiplexers (mux).




Figure 4: 16-B SQRT CSA using Booth Encoder (BEC)

Table 2: Compared Result for 16-B SQRT CSA using RCA and 16-B SQRT CSA using BEC in Spartan 2 Device Family using

| Design                  | Number of Slice | Number of bonded IOBs | 4 Input LUTs  | Maximum Combination Path Delay |
|-------------------------|-----------------|-----------------------|---------------|--------------------------------|
| 16-B SQRT CSA using RCA | 30 out of 192   | 53 out of 180         | 53 out of 384 | 28.079ns                       |
| 16-B SQRT CSA using BEC | 25 out of 192   | 50 out of 180         | 45 out of 384 | 24.940ns                       |

Table 3: Compared Result for 16-B SQRT CSA using RCA and 16-B SQRT CSA using BEC in Vertex 2 Device Family using

| Design                  | Number of Slice | Number of bonded IOBs | 4 Input LUTs  | Maximum Combination Path Delay |
|-------------------------|-----------------|-----------------------|---------------|--------------------------------|
| 16-B SQRT CSA using RCA | 30 out of 192   | 53 out of 180         | 53 out of 384 | 14.791ns                       |
| 16-B SQRT CSA using BEC | 25 out of 192   | 50 out of 180         | 45 out of 384 | 12.330ns                       |

**Table 4: Compared Result for 16-B Sqrt CSA using RCA and 16-B Sqrt CSA using BEC in Vertex E Device Family using**

| Design                         | Number of Slice | Number of Slice flip flops | 4Input LUTs | Maximum Combination Path Delay |
|--------------------------------|-----------------|----------------------------|-------------|--------------------------------|
| <b>16-B Sqrt CSA using RCA</b> | <b>226</b>      | <b>36</b>                  | <b>384</b>  | <b>26.635ns</b>                |
| <b>16-B Sqrt CSA using BEC</b> | <b>69</b>       | <b>36</b>                  | <b>113</b>  | <b>22.001ns</b>                |

All the designing and experiment regarding algorithms have been captured by VHDL and the functionality is verified by RTL and gate level simulation. Comparison result for proposed design in Vertex E device family in has shown the Table1, Table2 andTable3 respectively.

### V. CONCLUSION AND FUTURESCOPE

We studied about different adders among compared them by different criteria like number of slice and Times of that we can judge to know which adder was best suited for situation. After comparing all we came to a conclusion that Carry Select Adders are best suited for situations where Speed is the only criteria. Similarly Ripple Carry Adders are best suited for Low Power Applications. But Among all the Carry Select Adder had the least Area-Delay product that tells us that, it issue table for situations where both low power and fastness area criteria such that we need a proper balance between both as is the case with our Paper.

### ACKNOWLEDGMENT

The authors would like to thanks to our guides, experts and our institute BIST BHOPAL for supporting and contributing towards the development of the template

### REFERENCE

- [1]. B. Ramkumar and Harish M Kittur, "Low-Power and Area Efficient Carry Select Adder", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 20, No. 2 Feb 2012.
- [2]. Sajesh Kumar U.a, Mohamed Salih K. K.b Sajith K., "Design and Implementation of Carry Select Adder without Using Multiplexers", 2012 1st International Conference on Emerging Technology Trends in Electronics, Communication and Networking 978-1-4673-1627-9/12/\$31.00 ©2012 IEEE.
- [3]. Samiappa Sakthikumaran1, S. Salivahanan, V. S. Kanchana Bhaaskaran2, V. Kavinilavu, B. Brindha and C. Vinoth, "A Very Fast and Low Power Carry Select Adder Circuit", 978-1-4244 - 8679-3 /11/\$26.00 ©2011 IEEE.
- [4]. Padma Devi, Ashima Girdher, Balwinder Singh, "Improved Carry Select Adder with Reduced Area and Low Power Consumption", International Journal of Computer Applications (0975 – 8887) Volume 3 – No.4, June 2010.
- [5]. Z. Abid, H. El-Razouk and D.A. El-Dib, "Low power multipliers based on new hybrid full adders", Microelectronics Journal, Volume 39, Issue 12, Pages 1509-1515, 2008.
- [6]. Hasan Krad and Aws Yousif Al-Taie, "Performance Analysis of a 32-Bit Multiplier with a Carry-Look-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL", Journal of Computer Science 4 (4): 305-308, 2008.
- [7]. Wang, Y. Pai, C.Song, X., "The design of hybrid carry look ahead/ carry-select adders", Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on Volume 49, pp.16-24, 2002.
- [8]. YotmgjoonKim and Lee-Sup Kim, "A Low Power Carry Select Adder with Reduced Area", 0-7803-6685-9/01/\$10.0002001 TEEE.
- [9]. W. Jeong and K. Roy, "Robust high-performance low power adder", Proc. of the Asia and South Pacific Design Automation Conference, pp. 503-506, 2003.